code.ivysaur.me/riscvemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
An interpreter for the RV32I instruction set
5 Commits 1 Branch 0 Tags 43 KiB
Go 100%
77a155fd79
Go to file
mappu 77a155fd79 cpu: implement LUI, AUIPC, ADD/SUB/SLL/SLT/SLTU/XOR/SRL/SRA/OR/AND
2022-12-28 12:33:07 +13:00
cmd/riscvrun cpu: separate into cpu/cmd/test/world files 2022-12-28 12:05:26 +13:00
.gitignore cpu: separate into cpu/cmd/test/world files 2022-12-28 12:05:26 +13:00
cpu_test.go cpu: separate into cpu/cmd/test/world files 2022-12-28 12:05:26 +13:00
cpu.go cpu: implement LUI, AUIPC, ADD/SUB/SLL/SLT/SLTU/XOR/SRL/SRA/OR/AND 2022-12-28 12:33:07 +13:00
go.mod initial commit 2022-12-28 11:47:14 +13:00
LICENSE doc: add README.md and ISC license 2022-12-28 12:12:54 +13:00
memoryWorld.go cpu: separate into cpu/cmd/test/world files 2022-12-28 12:05:26 +13:00
README.md doc/README: add link to CC-license for source code comments 2022-12-28 12:32:49 +13:00
world.go cpu: separate into cpu/cmd/test/world files 2022-12-28 12:05:26 +13:00

README.md

riscvemu

An interpreter for the RV32I instruction set.

License

ISC License

The source code includes quotations from the RISC-V Instruction Set Manual under the Creative Commons Attribution 4.0 International License.

References